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CHAPTER 1
INTRODUCTION
A digital-to-analog (D/A) data converter is a signal conversion
system that takes a digital signal as its input and produces an analog signal
as its output.If a digital signal is converted to the corresponding analog
signal by first increasing the digital signal clock rate to a rate much higher
than its corresponding Nyquist rate, then converted into the analog form,
the converter is called the oversampling converter.Oversampling data
converters have become more and more popular in recent years because
they avoid many of the difficulties encountered with conventional data
converters. An efficient oversampling demodulator is the delta-sigma
demodulator. A first-order delta-sigma demodulator is shown in Fig. 1.1.
The input to the circuit is fed to the quantizer through an integrator, and
the quantized output is fed back and subtracted from the input [1].
A basic structure of a complete oversampled D/A converter system
is shown in Fig. 1.2.A N1-bit digital input signal x is fed into an
interpolation filter at a sampling frequency (clock rate) of fN, which is
usually the Nyquist frequency of the analog output signal. The2
interpolation filter increases the sampling frequency to fNxOSR, where
OSR is the oversampling ratio (OSR » 1), and it may also reduce the
number of bits used to represent the signal from N1 to N2.The
interpolation filter also removes all replicas of the signal in the frequency
domain except those centered around integer multiples of fN x OSR. The
noise-shaping loop following the interpolation filter, which introduces
significant out-of-band noise, is used to change the signal wordlength
from N2 bits to one bit while maintaining nearly the same information in
the signal band. The single-bit D/A converter following the noise-shaping
loop converts the one-bit digital signal into the corresponding analog form
in a linear manner. The converted analog output signal from the 1-bit
D/A converter contains the same power spectrum as the digital input
signal in the signal band. However, it also includes the large quantization
noise which was introduced and highpass shaped by the noise-shaping
loop.This out-of-band noise power is then removed by the following
analog lowpass filter (i.e. post-filter or smoothing filter). The post-filter of
an oversampled D/A converter serves mainly to remove the out-of-band
quantization noise introduced by the noise-shaping loop, and secondly to
smooth the sampled output of the D/A circuit.In this research, a post-
filter is designed especially for the dual-quantization oversampled D/A
converters applied to audio system [2].3
CHAPTER 2
THE DESIGN OF A POSTFILTER FOR DUAL-QUANTIZATION
DELTA-SIGMA D/A CONVERTER
2.0 Introduction
The post-filter for a dual-quantization oversampled D/A converter
presented here has the feature that it can reduce the noise slightly above
the band-of-interest dramatically as well as the high frequency noise. The
block diagram of the smoothing filter is shown in Fig. 2.1, where the S-C
stage is a second-order switched-capacitor filter; D stage is a deglitcher; R-C
stage is a continuous-time second-order R-C filter. The input signal is an
analog signal represented by a sampled-and-held waveform.It includes
highpass-filtered M-bit quantization error and the highpass-filtered M-bit
D/A converter nonlinearity error along with the input signal.The S-C
stage creates a transition at the frequency range slightly above the band-of-
interest. Then the D stage provides a continuous-time waveform. Finally,
the active R-C stage is used to remove the remaining images at multiples
of the switched-capacitor sampling rate. In this post-filter, the signal band
edge fB is chosen to be 22.05 KHz which is slightly above human hearing
frequency (20 KHz). Hence the Nyquist frequency fN of the corresponding
analog signal is 44.1 KHz. The oversampling ratio (OSR) is 128, so the
oversampling frequency f, will be IN x OSR = 44.1x103x128 = 5.6448 MHz.4
For an audio system application post-filter, an important index is the total
out-of-band noise power of the post-filter output; this should be at least 90
dB below the signal power.In the following, these three stages will be
discussed.
2.1 S-C Stage
In order to create a cutoff at the frequency slightly above the band-
of-interest, a second-order switched-capacitor low-pass notch filter is used.
A general second-order transfer function or "biquad" function may be
written as[3]
G(s) =
132 s2 + p s + p
1 0
S2 + e s + e
1 0
(2.1)
It is usual to express the denominator polynomial in terms of the pole -w0
and pole-Q. Thus the biquad transfer function becomes
p2 s2 + p1 s + p
G(s) =
0
0)0
S2 +S + 0)02
(2.2)
For a low-pass filter with a notch, p1 = 0, and the two transmission zeros
are at s = ± jcon, where con > coo, leading to
S2 + 0) 2n G(s) = p2
s2 +s + coo2
(2.3)An important parameter of the low-pass filter is
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has a peak. In this design,
the peak frequency con, and the pole coo have been set as 2n20x103 rad/s, and
2n20-Nrix103 rad/s, respectively. Thus the pole-Q and the transmissionzero
con are undetermined yet. From Eq. (2.4) the pole-Q can be found as
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and in order to let the S-C stage have 0 dB attenuation at low frequencies,
(4 ) 2.
COn
(2.6)
If the transmission zero wn is given, then the peak magnitude ofG(jw)is
easily found by substituting con, Eq(2.6),and Eq(2.5)into Eq(2.3).The peak
magnitude ofG(jco)in term of dB is
M
P
= 20 logio
p(co2 _ (0 2)
2 n m
(dB), (2.7)where M denotes the peak magnitude ofG(jco)in dB at frequency con,.
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From [4], an s-domain biquadratic transfer function can be realized
in a switched-capacitor filter which has a z-domain biquadratic transfer
function, where z = e5T and T = 1/f.Using this technique, a switched-
capacitor low-pass filter can be realized and the capacitance values can be
found. Let zzero and zpolerepresent the zeros and poles of the z-domain
biquadratic transfer function respectively. Then, using Eq. (2.3) and z =
esT,
z = e ±iwnT
zero ,
andzpole = e spT
= r e ±1-01T, (2.8)
where con is the transmission zero of Eq. (2.3) and sis one of the roots of
the denominator polynomial of Eq. (2.3),
\1 1
co
4 --(7,4-12
0 Sp = f0- ±.7 coo,
r = e --(0./2Q)7-
4-02-
1
co 2 0
.
(2.9)
(2.10)
(2.11)
Using zzero and zpole, az-domain biquadratic transfer function H(z) can be
constructed,where
H(z) =
k,[z2- (2cosconT) z +1]
z2(2r cosco T) z + r2
a
2
Z2
1z+ao
b
2
Z2b z + 1'
1 +r2 2r coscolT
k1 =
2 - 2cosco,T
1
b2r2 '
b, =
2cosco, T
r'
k1
a2 =,
k1(2cosco,T)
= r2
k1
a°r2
(2.12)
(2.13)
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A switched-capacitor low-Q biquad circuit is shown in Fig. 2.2, and the
transfer function is given by
V t( z )
Hb (z)V,(z)
(C1' + C1") z2 + (C11C13- C1'2C1")z + C,"
(2.14)
(1 + C14) z2 + (C12C13 C14 2) Z
For a low-pass notch filter, C1' = 0, and the exact realization of the
switched-capacitor low-pass notch filter is made possible by matching the8
coefficients of the two rational functions in Eqs. (2.12) and (2.14).This
gives
and,
1a2 = ao ,
C2 = C3 = -\11b1b2r
ao+ a1 + a2
Ci
C3
C4 "4"- b2 - 1.
2.2 D (Deglitcher) Stage
(2.15)
After the S-C stage removes noise at frequencies slightly above the band-
of-interest as well as high frequencies, the D stage following the S-C stage
provides a continuous-time, continuous-magnitude waveform, and it is
also free from distortion[5]. The circuit diagram of the D stage is shown in
Fig. 2.3. The operation of the deglitcher isas follows. The op-amp always
has its inverting input terminal coupled to its output node through C22.
When (01 = "1", capacitor C21 charges to v1. When next 02 goes high, C21
shares charges with C22. By charge conservation at node A, the following
equation results,
C21 Vin (n) + C22 vout (n-1) = (C21 + C22) Vow (n). (2.16)9
Taking the z transform of Eq. (2.16), the transfer function of the deglitcher
Hd(z) results:
where
Hd(z) a
(2.17)
(1 + a)z-1'
C21 a = ,
22
.
---
The transfer function of deglitcher indicates that the performance of
deglitcher only depends on the ratio of C21 and C22.It provides not only
magnitude compensation for the S-C stage at the baseband, but also
attenuation outside the band-of-interest.For magnitude compensation,
we let the magnitude of Hd(z) at frequency com in dB equal to the negative
of Mp
20 log10
[(1+a)z- 1
CC Z
z = el.ornT)
. _ mp
a2 = 10
-0,4p/10)
(1 + a)2 + 12 (1 + a) coswmT
Denoting
y =10-mp/10,
(2.18)
(2.19)
(1y) a 22 y (1cos wmT) a 2 y (1coscomT) = 0. (2.20)
Thus the ratio of C21 and C22 can be found by solving Eq. (2.20) for a.10
2.3 R-C Stage
Following the deglitcher is an active R-C stage, which is used to
remove the remaining image at multiples of the switched-capacitor
sampling rate, thus a second-order low-pass filter will be needed. The
circuit diagram of the active R-C stage is shown in Fig. 2.4. The transfer is
- R3
1-1,c(s) =s2 (RiR2R3C1C2)+ s C2 (R1R2 + R2R3 + R3R1) + R1 (2.21)
For a second-order low-pass filter, a Butterworth filter can be used for
removing the remaining images at multiples of the switched-capacitor
sampling rate, and also keeping a flat magnitude response in the baseband.
If unity dc gain is required, then R3 must be equal to R1. So equating the
coefficients of the second-order Butterworth filter and those of Eq. (2.21)
gives the design relations
Ri = R3 = 1.0,
R1R2R3C1C2 = 1.0,
C2 (R1R2 + R2R3 + R3R1) = 1I-2-.
(2.22)
Choose C2 = 1.0, then the pole frequency and pole-Q are determined by R2
and C1. The pole frequency and pole-Q of this stage can be found as
1
4 ="VC' R2
and
(2.23)RZ
Q- 12 +R
The original normalized components value can be chosen as
= 1.0
R2 = 0.2071
R3 = 1.0
C1 = 4.8284
C2 = 1.0.
(2.24)
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Then the pole frequency and pole-Q are 1.0 andrespectively. Next, the
2
frequency scaling should be done.The deviation of the magnitude
response in the baseband will be negligible as long as the normalized
frequency is no greater than 0.1. According to the condition stated above,
the frequency scaling factor can be set by scaling the normalized frequency
0.1 to the band-of-interest edge 22.05 kHz. Thus,
Ffs = 27c 22.05x103/0.1. (2.26)
To effect this frequency scaling, the new components value may be
expressed in terms of old values by the equations[6]
Rnew = Rorig
Cnew = Co /Ffs (2.27)12
So, after frequency scaling, the new component values are
R, = 1.0
R2 = 0.2071
R3 = 1.0 (2.28)
C1 = 3.4852x10-6
C2 = 7.2181x10-7.
Practical component values can be obtained after impedance scaling.
2.4 Transmission Zero of the S-C Stage
Combining the three stages discussed above, the overall post-filter
circuits diagram is shown in Fig. 2.5. Of the three stages of the post-filter,
only the components of the active R-C stage have been determined; the
rest of the smoothing filter can be determined only if the transmission
zero cot, of the S-C stage is given. Once the transmission zero con of Eq. (2.5)
is decided, not only the capacitors of the S-C stage and deglitcher are
determined, but also the performance of the smoothing filter is obtained;
hence the total noise power at the output of smoothing filter can be
calculated. A way to find the optimal transmission zero for Eq. (2.5) is
described next. Sweeping the transmission zero, the capacitors of the S-C
stage and the deglitcher can be found by Eq. (2.5), (2.7), (2.10), (2.11), (2.15),
and, (2.18)-(2.20).Taking the output signal from the dual-quantization
oversampled D/A converter as the input signal of the smoothing filter, we
can collect the output signal of the smoothing filter and calculate the total13
noise power. Then a figure of total noisepower vs. transmission zero can
of Eq. (2.5) can be obtained, and the transmissionzero corresponding to the
minimal total noise power can be found from the figure.The figure of
total noise power vs. transmissionzero is shown in Fig. 2.6.The
transmission zero corresponding to the minimal total noisepower is
found at 224 kHz. Then the capacitors of the S-C stage and the deglitcher
corresponding to the transmission zero found above become
CA = CB = 1 .0,
Cl" = 0.016277,
Cii = C/2 = C13 = 0.031728,
C14 = 0.031596,
C21 = 0.039313,
C22 = 1.0;
and the total noise power from 0 to fl2 is 110.26 dB below signalpower,
and the in-band signal-to-noise ratio (SNR) is 122.28 dB. The post-filter
output power spectrum density is shown in Fig. 2.7.
2.5 Scaling Operation
The actual performance of an switched-capacitor filterscan be
improved, and the area which it occupies on its silicon chipcan be
reduced, by a scaling operation.14
2.5.1 Scaling for Maximum Dynamic Range
The conclusion from the studies for the scaling of switched-
capacitor filters shows that the optimum value of the scaling factor for
each stage is Is = Vp1Vp,ow, where Vp, is the peak output voltage V,(w) ofop-
amp i and Vp,o,,, is the peak (passband) value of Vout(c0). In other words, for
maximum dynamic range, all op-amp outputs should be scaled such that
each (at its own maximum frequency) saturates for the same input voltage
level. The scaling for maximum dynamic range of the element values is
performed as following:
For the S-C stage (the low-pass notch biquad), computer simulation shows
that the peak output voltage Vpi of °Al occurs around fpi= 24.3 kHz. The
voltage there is Vpi1.4753 for V1 = 1, and Vou,1.0271. To reduce Vp1 to
1.0271, CA and C13 must be multiplied by Vpi /V.ut, giving CA-a 1.4364 and
C13 a 0.04557. Next, the capacitors at the output of 0A2are scaled so as to
make its output voltage peak Vp2= 1.0271. Computer analysis shows that
the peak occurs near 20 kHz, and its value is Vp2 a. 1.1546. To reduce this
to 1.0271, CB, C12, and C14 must be multiplied by Vp2/Vout, giving CBa
1.124136, C120.035667, and C14 L--* 0.035518.
2.5.2 Scaling for Minimum Capacitance
To obtain minimum total capacitance, the capacitors at the input
terminal of 0A1, that is, C11,C12, and CA are scaled so as to make the
smallest one, C11, equal to 1.This is achieved by dividing their values by
Cii giving15
C11 = 1,
C12 = 1.124136,
CA = 40.2713.
Similarly, the capacitors at the input of 0A2, that is C13, C14, CB, and C1"
should be scaled to make the smallest capacitance in this group (i.e., Ci")
equal to 1. The result is
C1" = 1,
C13 = 2.79982,
C14 = 2.18208,
CB = 69.0617.
Repeating the scaling process for the deglitcher gives
C21 = 1,
C22 = 25.43657.16
CHAPTER 3
ANALYSIS OF IMPERFECTIONS IN SWITCHED-CAPACITOR CIRCUIT
OF THE POSTFILTER
3.0 Introduction
Usually, switched-capacitor circuits are sophisticated systems which
include many components and feedback loops, and normallyare realized
in a fully integrated form. As a result of the integrated realization,many
inevitable parasitic effects happen in the circuit.If these nonideal effects
are not considered carefully, and are not minimized or eliminated by
appropriate design techniques, then theycan make the fabricated circuit
inoperable, or at least deficient in performance. In this chapter, nonideal
effects such as nonzero switch "on"-resistance, nonidealop-amp circuit
effects, and noise will be considered.
3.1 Nonzero Switch "On"- Resistance
The simplest realization of an onoff switch in MOS technology is
a single MOSFET. When the gate has a sufficiently high voltage of the
appropriate polarity (positive for NMOS, negative for PMOS), the switch
will be "on", and a current iD will flow between drain andsource in17
response to a potential difference yips between these nodes. Since the on-
value of the gate voltage vo,,derived from a clock, is usually large (515
V) while the signal voltage between drain andsource is typically of the
order of 1V or less, it can be assumed that the FET switch is in its linear
region. Therefore, the current through an NMOS switch is given by
where
1D = k [2(vGsVT )vpsVDS 2 1 r
1 W
K = i P-0 Coxir
(3.1)
m.0 = surface mobility of the channel for the NMOS or PMOS device
(cm2/ voltseconds),
Cox = capacitance per unit area of the gate oxide (F/cm2),
W = effective channel width,
L = effective channel length.
Normally vcs - VT » VD's when the device is "on"; it is thus in its
nonsaturated region and therefore behaves asa linear resistor of value
1
Ron= 2k (vGsVT) (3.2)
(This approximation is, of course, not valid during the time the switch is
off, or during the turn-on and turn-off transients.) Due to thenonzero
value of Ron,it requires a nonzero time to charge or discharge a capacitor
through the closed switch.18
In CMOS technology clock feedthrough considerations often require
the use of a transmission gate containing two complementary devices.
This also avoids the clipping problem, sincenow at least one of the two
devices will always conduct whenever (1) is high, regardless of thesignal
level vin. The small-signal settling time of the circuit of Fig. 3.1to within
0.1% of the final value of von, is approximately 7RonC. Fora given clock
frequency, the maximum value of Ron can thus be found, and from Ron the
minimum permissible value of the aspect ratios W/L of the MOSFETscan
be calculated. In this calculation, the worst-case values should bechosen
for the signal level viz, and for the chip temperature which also affectsRon
[4].
The effect of the nonzero Ron on the operation of the switched-
capacitor-to-continuous-time buffer is discussed as following.Consider
the switched-capacitor-to-continuous-time buffer, reproduced in Fig.3.2.a.
Including the on-resistance of those four switches, the equivalent circuit of
Fig. 3.2.c results. In the ideal case, when R1= R2 = R3 = R4 = 0, the transfer
function is
Vout(z) a
Hd(z)V,n(z)+ a)z-1 (3.3)
Assuming that the switch resistances R1,R2,R3,and R4 are linear and no
clipping takes place, at the end of clock period (pi when t=(n DT the
voltage across C1 is given by
vi((n1)T)=v,((n j)T) (1e7 2(Ri + R2)Ci
+((n-i)T)e -T12(Ri + R2)Ci. (3.4)19
Next, during the time when 02 is high [ (n-DT< t < nT],the charges
redistribute between C/ and C2. At the end of clock period 02 whent = nT
the voltage across C1 is given by
- e-T / 2(R3 + Roo) + v1( (n\ vi(n T)= vout(n T) (1 ;1T)e-T /2(R3 + R4)C1
(3.5)
The charge delivered into C2 is
6q(nT) = Cl[vi((n-DT)-v,(nT)1. (3.6)
Here, it is assumed that the voltage v1((n1)T) is the initial condition at t=
(n-DT, whilev1( (n DT)the initial condition att = n T.Also, it is
assumed that switches S1,S2,S3,and S4 are all closed for periods of length
T/ 2, where T = l/fcis the sampling period. The assumptionsare not
exactly valid, but under usual conditions theyrepresent a good
approximation. Hence, from vout(nT)v.t((n DT)= Eq(nT) /C2 , using z-
transformation, we obtain for R1.-- R2 = R3 = R4 = R
(1 _ e -TpiRco2 C1 /C2
Ha(z)= (1-z-1) + (1- e-T / 4Rci) C1/C2 (3.7)
as the new transfer function. Thus, as a comparison with Eq. (3.3) shows,
on-resistances reduce the effective value of the capacitance ratio CI /C2
The relative error is
E = 1 - (1 - e -T /4Rc.o22e - T /4RC1 (3.8)20
If c is much less than the achievable tolerance (typically, 0.1%) of C, /C2,
then this effect will not be noticeable. Thus, wemay require, say
e = 2e -TPIRCi < 10-4,
so that
RC, 1
T. RCif.c <4/n20000
(3.9)
(3.10)
For a clock frequency of fc= 5.6448 MHz and a capacitance value C, = 1 pF,
this gives R4.472 kQ. For S-C stage, derivation similar to [3] obtained, R
should not be greater than 4.43 ka It should be noted, however, that Ron
is both voltage and temperature dependent.
3.2 Nonideal Op-Amp Circuit Effects
The MOS operational amplifier is the most intricate, and inmany
ways the most important, building block of switched-capacitor circuits.Its
performance usually limits the high-frequency application and the
dynamic range of the overall circuit. In switched-capacitor filtersin fact,
in all active filtersthe most commonly used active component is the
operational amplifier, usually simply called op-amp. Ideally, the op-amp
is a voltage-controlled voltage source with infinite gain and withzero
input admittance as well as zero output impedance. It is free of frequency
and temperature dependence, distortion, and noise.Needless to say,
practical op-amps can only approximate such an ideal device. The MOS21
op-amp is subject to various nonideal effects.In this section, how these
effects influence the operation of the circuits in which the amplifier is
used will be discussed.
3.2.1 The Effects of the Finite dc Gain
For practical op-amps, the voltage gain is finite. This nonideal effect
will be demonstrated on the switched-capacitor-to-continuous-time buffer
in Fig. 2.3.If the op-amp has a finite dc gain A0(but an infinite
bandwidth), its input voltage is -vout/A0, and hence at the instance t = nT ,
by the KVL
1
vout(nT) = vc22(n0Tic; v.(n .
Also, from the KCL at node A,
(3.11)
C21vin(nT) + C22vc22(nT -= (C21 + C22) va2(n T) (3.12)
Solving Eq. (3.11) and Eq. (3.12) using Z -transformation, the transfer
function can be obtained
where
Vout(z) a
Hd(z)= Vin(z)(1+1/A0) (1 + a- z-1)
a .
2
(3.13)
Comparing the Hd(z) of Eq. (3.13) with the ideal transfer function valid
when Ao -> oo, namely with
Hid(z) =
a
(3.14) (1 + a)z-122
it is clear that the gain of the switched-capacitor-to-continuous-time buffer
has been reduced; however, the pole remains the same. Substitutingz =
exp(jcoT) into Hid(z), the ideal frequency responsecan be written as
Hid(e(9
(1 + a)eiwT
a
(3.15)
Similarly, the frequency response of the deglitcher with finite-gainop-amp
is, from Eq. (3.13)
1
Hd(emT) = Hid(emT)1 +1 /A0 (3.16)
Clearly, the actual frequency response can be expressed in the form
Hd(ePT)
(1m(w))e --jew
Hid (0°T)
(3.17)
where m (w) is the magnitude error and 0(co) is the phaseerror.
Furthermore for small errors; m(w), 0(w) « 1, Eq. (3.17) is approximately
equivalent to
Hid (eica)
Hd(eic°T) a-
1m(0))j0(0))
Hid(e*T) [1 + m(w)]e je(w), (3.18)
where
-1
"1(°))Ao + 1 '
it represents the relative magnitude error, while 0(w)= 0 the phase error
in radians caused by the finite-gain effect. The magnitudeerror m(w) can
be simply regarded as the departure of C1 / C2 from its nominal value bya
relative error m(w) -a 1 //10.Since normally A0 > 1000, this is usually a
negligible effect.23
3.2.2 The Effects of Finite Op-Amp Bandwidth
Stability considerations require that the op-amp response A v(s) have
widely separated poles, so that we may assume that only the dominant
pole 5, affects the response in the frequency range of interest. Let theop-
amp have the transfer function [7], [8]
woVo(w)
Au(s)(*)
17,(w)
(3.19)
Here, wo is the unity-gain bandwidth of the op-amp. Also, Vo is the output,
while V, the input voltage of the amplifier.This relationship can be
expressed in the time domain as
dvo(t)
dt 6)°v1(t) (3.20)
Thus although v,(t) can be discontinuous at the switching instants, the
output signal volt) will be continuous.Examination of the switched-
capacitor-to-continuous-time buffer in Fig. 2.3 reveals that v,(t) will be
discontinuous at the beginning of 4)2, that is at t= (n1/2)T.
Choosing T = 1 for simplicity, during clock phase (02 we have
hence,
C22[(Vo(t)Vi(t))(vo(n
1
vl(n2) +))1
i
+C4(vo(t)vi(t))(vo(n -1--)vi(n
1 +
) j= 0 ;
1 1
vo(t)vo(n-i) = vi(t)vi(n-i)
+
Differentiating Eq. (3.21) gives
dvo(t)dvi(t)
dt dt
(3.21)
(3.22)24
Substituting Eq. (3.22) into Eq. (3.20) and solving results in the value ofv1
at t = nT as
v1(n) = v1(n2)-'- e-ki
where
k1 = (Do (f)
Substituting the result in Eq. (3.23) into Eq. (3.21) gives
(3.23)
vo(n) = vo(n2)
1
vl(n --)
+
(1 - e-k'). (3.24)
In a similar manner we have during clock phase 0,
C2 [(Vo(t)v1(t))(vo(n1)vl(n1))] =0. (3.25)
Differentiating Eq. (3.25) gives
dvo(t)dv1(t)
dt dt (3.26)
Substituting Eq. (3.26) into Eq. (3.20) and solving results in the value ofv1
at t = (n - 1/2)T as
vi(n -1) = vi(n -1-) e-kl. (3.27)
Also, substituting the result in Eq. (3.27) into Eq. (3.25) gives
vo(n-j-.) = vo(n -1)vi(n1) (1 - e-kl) (3.28)
At time t = (n1/2)T capacitor C21 is connected to the inverting input
terminal of the op-amp. The charge on C21
between C21 and C22 according to
is instantaneously distributedhence,
25
1 1
1 C2 Vin(n + C22 v c,(n
)viv1(n -2) )
( )
= (C21C22) r o(n
1
v1(n
1
1 x+ C2/ 1 C21 1 C21 1
v1(n- V0 n c21 + C22vin(n2) + v1(n2,
(3.29)
Using Eq. (3.27), (3.28), and (3.29) into Eq. (3.24) results in
vo(n) =[1
-F
Also, using Eq. (3.27),
C 21 C21
-kl)vin(n
1
(3.30)
(3.31)
(3.32)
--
22(1e
%....
Clic
vo(n1) + (1 - e
k-.21-22
_ e-al)]v1(n1).
into Eq. (3.23) obtains
C21 1
(1e -
%.-21--22
(3.28), and (3.29)
C21
v1(n) =
As the input is assumed
1
vin(n =
ev 1)
C+ 21 -2k1 kl
e
k
n -
"--21+C22
]v1(n1).
02 we can substitute
_
C21
e [e
C22
constant during
vin(n)
in Eq. (3.30) and Eq. (3.31). Subsequently, we can take the z transform of
both equations and solve for the transfer function Vo(z) / Vin(z)
Vo(z)V3(z)
Vin(z)V2(z)
13(1 - a)[13a(1- 2(3) + pa2 (1 + 2(3 -2a)] z-i
1 - (1 -13 + a2) z-1 + a2 (1 -(3) z-2
(3.33)where
C21
C21 + C22
a = e-10
26
For the usual case of C21 << C22 and e k1 « 1, replacingz by e iwT , the
results can be conveniently expressed in terms of the magnitudeerror
m(w), and phase error 0(o)),
and
2C21
m(w)-e-kl[l(1- rc22) cowl]
s--21
1
22sinwT, 8(w)-e -kl(1-
C22
C2
1 + C
where
k1 = 7E .
(3.34)
(3.35)
Assuming that the signal frequency is much smaller than the clock
frequency, wT « 1, and that we >> wc so
w0T/2 = IL (.00» 1,
then both m(w) and 8(w) become negligible. Calculations indicate that for
the switched-capacitor-to-continuous-time buffer,wo5w, is adequate; that
is, the unity-gain bandwidth we, of the op-amp should be (at least) five
times as large as the clock frequency wc.To avoid unnecessary noise
aliasing, coo should not be chosen much larger than this value.
In the derivations leading to Eq. (3.33), it was assumed that vin(t) is
an ideal sampled-and-held signal.In fact, typically it originates from a
preceding S-C stage also containing a finite-bandwidth op-amp. Hence, the
input signal vin(t) is itself an exponential function of time. For the second-27
order low-pass notch filter of Fig. 2.2, with the indicated clock phases, both
op-amps receive inputs during the interval when 0, = "1".Also, during
this same time period the output of 0A2 is one of the inputs of OA1.
Hence, the output voltage v1 of OA1 will be affected by the charging
transients of both op-amps. This will slow down v,,and hence even if the
condition coo5w,, is satisfied by both op-amps, the settling time may be
still too long.Changing the phasing of the four switches (02 <-> )
marked by asterisks, the overall response Vout(z)/ Vin(z) of the biquad
remains unaffected, but now OA1 receives input when 02= "I", and hence
its charging transient does not overlap with that of 0A2, and the two
transients are decoupled. The resulting switched-capacitor low-pass notch
filter is shown in Fig. 3.3.
3.2.3 The Effects of Finite Op-Amp Slew Rate
The finite slew rate of an op-amp is usually caused by the inability
of the amplifier to charge or discharge the compensation capacitor fast
enough, so that the output voltage cannot follow the input voltage.If the
slew rate is so slow that the output voltage does not reach its final value
within the available time slot, then nonlinear distortion will take place.
In the smoothing filter, since the sampling of each op-amp output voltage
ends at the end of each clock phase interval, the condition
T
tsiew + tsettle < (3.36)
must hold. The slew time tslew is determined by the slew rate of the op-
amp, defined asSr =
dvout
dtmax (3.37)
28
and the change Avow= vout(nT)v.t (nTT) which vout(t) must undergo in
each step. Thus, tslew = Avout/ Sr
To estimate the maximum step Avout, assumethat the highest passband
frequency of the SC circuit in the 0 < coo.),/2 baseband is coB. In the worst
case, vout(t) will be a sampled-and-held sine wave with a frequency coB and a
hold time T.It can thus be regarded as the result of sampling and holding
a continuous-time voltage
thus,
v(t) = Vmax sincoBt, (3.38)
dv(t)
dt CUBVmax max (3.39)
The maximum step which vout(t) must takeevery T = 1/fc seconds is
Avout,max
dv(t)
dt T = coBVmax /fc
max (3.40)
Assign a certain portion x (say, 10%) of the available time slot T/2 totslew .
T
Then tslew = x ,and the required op-amp slew rate is
AVoutmax COB Vmax2COBVmax
Sr
tslew
fc
(3.41)
For the smoothing filter, coB= 2n22.05x103 rad/s, Vmax = 0.5 V, and x = 0.1.
Then29
Sy.1.25x106 V/s = 1.25 Vnis (3.42)
is required. This slew rate analysis is based on the worst-case assumption
of the single high-frequency sine wave.In fact, simulation result shows
that for a general case 0.5 V/p.s is high enough for no slew rate limitation.
3.3 Noise [4], [9], [10]
Another imperfection in switched-capacitor circuits is noise. Noise
is a phenomenon caused by small fluctuations within the components
themselves.Noise can result from the fact that electrical charge is not
continuous but is in discrete amounts equal to the charge of an electron;
that the carriers are in thermal motion, and isassociated with
fundamental processes in the integrated-circuit devices.Noise is
important because it represents a lower limit below which electrical
signals cannot be amplified without significant deterioration in the quality
of the signal, and it also results in an upper limit to the useful gain ofan
amplifier.The output voltage of a switched-capacitor circuit is always
contaminated by noise, originating from a variety of sources. This noise is
usually much larger than what is usually found in comparable active-RC
filters.The main sources of noise in an SC circuit are thermal noise,
flicker (1/f) noise (both generated in the switches and op-amps), and clock
feedthrough noise.30
3.3.1 Thermal Noise
Thermal noise is due to random thermal motion of the electrons
and is independent of the dc current flowing in the component, since
typical electron drift velocities in a conductor are much less than electron
thermal velocities. Since this source of noise is due to the thermal motion
of electrons, it is expected to be related to absolute temperature T. In fact,
the thermal noise power is directly proportional to T. Fora resistor, it has
the form of
vnT2 = 4kTR Af = 471R Af. (3.43)
where k is the Boltzmann's constant and R is the resistanceor equivalent
resistance in which the thermal noise is occurring, and Af is the
bandwidth in which the noise is measured, in Hz.Also, n = kT is a
notation introduced to prevent confusion in this section between the
identical symbols used to denote clock period and temperature.The
average value (dc component) of the thermal noise is zero.Since its
spectral density vo-2 /Of is independent of frequency (at least for lower
frequencies), it can thus be assumed a "white noise". (Although the
assumption is not exactly valid, it provides a good approximation.) Since
the channel of a MOSFET in conduction contains free carriers, it is subject
to thermal noise.In most circuits, it is convenient to reflect the channel
noise by connecting a voltage source to the gate of an (otherwise noiseless)
MOSFET.31
3.3.2 Flicker (1 /f) Noise
The flicker noise or the 1/f noise is associated with carrier traps in
semiconductors which capture and release carriers in a randommanner.
The time constants associated with this process give rise toa noise signal
with energy concentrated at low frequencies. The exact dependence of the
magnitude of the input-referred flicker noise on transistor bias conditions
and device geometry is in turn dependent on the details of theprocess that
is used to fabricate the device. The average value (dc component) of the
flicker noise is again zero.The magnitude of the input-referred flicker
noise component is approximately independent of bias current and
voltage, and is inversely proportional to the active gatearea of the
transistor.The latter occurs because as the transistor is made larger,a
larger number of surface states are present under the gate,so that an
averaging effect occurs that reduces the overall noise.It is also observed
that the input-referred flicker noise is an inverse function of the gate-
oxide capacitance per unit area.Its mean-square value increases with
temperature and the density of the surface states; it decreases with the gate
oxide capacitance per unit area Cox.For devices fabricated with a "clean"
process, the input-referred voltage noise can often be written as
2 Kt
vnfWLCox f (3.44)
Here, K1 depends on the temperature and the fabrication process; a typical
value is 3 x 10-24 V2.F.32
3.3.3 Noise Calculations
Consider a noise voltage source with a mean-square value
v2 = S(f) Af (3.45)
where S(f) is the noise spectral density.In a small bandwidth Af, the
mean-square value of the noise voltage is given by Eq. (3.45), and the rms
value can be written as
v=11 S(f) Af. (3.46)
Thus, the noise voltage in bandwidth Af can be modeled approximately by
a voltage source with rms value v. Network noise calculations for a given
circuit then can be obtained by using general circuit theory The only
difference occurs when multiple noise sources are applied,as is usually
the case in practical circuits.Each noise source is then represented by a
separate noise generator, and the output contribution of each one is
separately calculated. The total output noise in bandwidth Af is calculated
asa mean-square value by adding the individual mean-square
contributions from each output noise.This requires that all the original
noise sources areindependent.Since all the noise sources arise from
separate mechanisms, they are all independent; thus the requirement is
satisfied.
Consider the complete smoothing filter system as shown in Fig. 2.5,
and assume it is fed from a low source impedance so that the equivalent
input noise voltage determines the noise performance. Since the thermal
noise and the flicker noise in the same device are uncorrelated, their33
power spectral densities (PSDs) can be added directly. If the system has the
input noise spectral density shown in Fig. 3.4, then the input noise spectral
density can be expressed as
Si(f) = (1 +
1 00
0)x 10-18(Vb)-iz)2. (3.47)
Here, the first part in the parentheses indicates the broad-band thermal
noise of the input noise, while the second part indicates the flicker noise;
and the corner frequency f = 1 kHz separates the two frequency regions
below f flicker noise dominates, while thermal noise dominates the
frequency above f. Due to different noise mechanisms, it is necessary to
consider thermal noise and flicker noise separately.
Consider the op-amp thermal noise of the smoothing filter system
first. Since the thermal noise is assumed to be a "white noise", the spectral
density viT2 /Of = SiTO = SiOT of the input noise voltage is flat. The output
noise-voltage spectral density SoT(f)= v0T2Af is the product of the input
noise-voltage spectral density and the magnitude square of the voltage
gain. The total output noise voltage accumulated from zero to half the
sampling frequency (f, /2) is obtained by summing the contribution of SoT(f)
in each frequency increment Af between zero and f/2 to give
VoT
2
fc/2
[O,fc /2] = IS0TO Af
f=0
fc /2
= v(if) 2Sz0ldf
= SIOTD/2A v(ip 2df (3.48)34
Due to the internal sampling and holding performed by the switches and
capacitors, the internally generated thermal noise in the SC circuit will be
replicated in the frequency domain, and for usual parameter values, the
thermal noise will get seriously undersampled and hence aliased. As a
result of the aliasing, the PSD of the thermal noise will be multiplied by
fnoiseifewhere(noise noiseis the bandwidth of thermal noise after being band-
limited by the circuit. For the op-amp, the noise bandwidth is determined
by the op-amp unity-gain-bandwidth.
If the noise in each FET is represented by its equivalent input noise
voltage generator, then the equivalent input noise voltage of theop-amp
veq2 can be obtained. The equivalent input noise voltage of op-amp i will
be modeled by the noise source vop,2 connected to the noninverting input
terminal of op-amp i.Thus, it is necessary to find the equivalent input
noise transfer function for each op-amp in Fig. 2.5. Since the noise sources
are all independent, the noise source of each op-amp is treated as an input
source while the rest of the noise sources including the signal input are
put to ground. The transfer function between the noise voltage vop, of
each op-amp and the output voltage of the overall post filtercan be
obtained as the transfer function of the stage where the noisesource
located, multiplied by the transfer functions of the following stages of the
post filter. The transfer functions to the output of op-amp 2 are
V2(z)
Vopl(z)
C13 (CA + C11 + C12) Z-1 CA C73 Z-2
(CA C14 + CA CB) + (C12 C13 - CA C14 2CA CB) z-1 + CA CB Z-2
(3.49)35
V2(z)
Vop2(Z)
CA [(C13 + C14 + Cl"+ CB)(C13 + C14 4- 2( '111+ CB)) Z-1 + 2(C1"+ CB) z-2 i
(CA C14 + CA CB) + (C12 C13 CA C14 2CA CB) Z-1 + CA CB Z-2
(3.50)
The transfer function between v0p3 and v3 is
V3(z)
=1* (3.51) Vop3(z)
So the voltage gain for v0p1 will be V2/ Vopi multiplied by Hd and H,, while
for v0p2 it is V2/ Vop2 multiplied by Hd and H,, and forvop3 is V3/ Vop3
multiplied by H, where Hd and Hrc are the transfer functions for the
deglitcher stage (Eq. 2.17) and the active-RC stage (Eq. 2.21), respectively.
Calculation indicates that the magnitude square of the voltage gain for
each op-amp integrated from dc to fc/2 gives
and
iff 1 Avopi (JP 12df= 1.5072x105,
jy2 1 Av0p2(012df= 1.07376x105,
1 1
Jo0
lAvop3(012df= 2.44956x105, (3.52)
where Av0p1, Av.p2, and Avop3 are the voltage gains of the equivalent input
thermal noise sources for 0A1, 0A2, and 0A3, respectively.For the
smoothing filter system, which has the signal band fB= 22.05 KHz,
oversampling ratio OSR = 128, and sampling frequency fc= 5.6448 MHz, if
the op-amp bandwidth f0 = 5f, is used, as a result of the aliasing the PSD of
the thermal noise will be multiplied by 5.Assume an op-amp thermal36
noise PSD = 10-18 (V2/Hz), then the total output noise power and the in-
band noise power due to op-amp thermal noiseare
VoTop2[0,fc/2]
= 5 x Sin X[ locaA vopi (jf)12dfifO/21Avop20
= 2.51526x10-12 V2,
VoTop2
2df+ A vop3(jf) 2dfl
(3.53)
[ozialz] =6.0566x10-13 V2, (3.54)
where voTop2is the output noise power due to thermal noise in op-amp.
Simulation indicates that as the variance of the equivalent input-referred
thermal noise source for each op-amp is the product of noise PSD (10-18
V2/Hz) and the op-amp unity-gain bandwidth (fo), the output noisepower
is very close to one obtained by calculation
VoTop
2
VoTop2
to,ftni= 5.24957x10-12 V2,
[0,20KHz] =1.38577x10-12 V2. (3.55)
It is obvious that there is a factor of 2 between the simulation results and
the calculated ones.It's because the simulation program uses the two-
sided PSD function, and hence creates the additional factor of 2.The
simulation program used here was GCK [11]; the noise was generatedas
Gaussian noise with zero mean and variance as mentioned above.
Next, the op-amp flicker noise of the smoothing filter system is
considered. From Eq. (3.47), the op-amp equivalent input flicker noise
PSD is given by
1000
Sif(f) = )x10-18 (V2/Hz). (3.56)37
The value of corner frequency f for an MOS op-amp dependson the
device dimensions, the fabrication process, the temperature, and so on.
Here, 1 kHz was chosen. Evaluation of Eq. (3.56) produces a problem since
Sif(f) is infinite when dc (zero frequency) is applied in the equation. This
problem can be resolved only by noting that 1/f noise eventually becomes
indistinguishable from thermal noise and that the frequency applied in
the equation must be specified by the period of observation. In practice,
the specification for the audio system containing the smoothing filter
usually starts at 10 Hz. Although thermal noise dominates the frequency
above the corner frequency and flicker noise dominates the frequency
below the corner frequency, it is obvious that the frequency around the
corner frequency is affected by both thermal noise and flicker noise.
Hence, it is reasonable to calculate the flicker noise from 10 Hz to 10 kHz
by using
vof2
10kHz
[10,10kHz]ISof of
X10
10k1-1z
= /S,1(f) A v(if)12 Af,
X10
where v,f2is the output noise power due to flicker noise.
By carefully computing the Eq. (3.57), the results come out as
of2
[10,10kHz][Volop12 Volop2 Vofop32
[10,10kHz]
= 2.7986)(10-14 + 2.54496x10-16 + 6.9585x10-15
= 3.5199x10-14 , (3.58)38
where voop? stands for the output noise power due to flicker noise inop-
amp i.
From the noise model of [12], the thermal noise for switches in the circuit
of Fig. 3.5 (with or without parentheses) can be modeledas follows. Beside
their dependence on the capacitors, the noise in such circuits is also
influenced by the realization of the switches.In their 0N-state, the
switches can be modeled by finite, fixed on-resistancesRonin series with
white-noise current sources with the (two-sided) spectral density 2kTR.
(kT is the product of Boltzmann's constant and the absolute temperature),
and in their oFF-state by open circuits. The noise power spectral density
S(f) of the noise-voltage across the capacitance C, is
v2 2kTRon
S( f)- =
Af1 + (wRonC1)2
.
The general shape of the S(f) curve is shown in Fig. 3.6.The total area
under the curve, which is the mean-square value of the noise-voltage, is
kTiCi. Hence, in such circuits the thermal noisecan be modeled as a series
kT white-noise voltage source as shown in Fig. 3.7 with a voltage variance .
Thus, it is necessary to find the noise transfer function from each noise
source.Similar to the way to find the op-amp thermal noise transfer
functions, the switches' thermal noise transfer functions will be calculated
one at a time while setting the others to zero. This gives
V2(Z) (C11C13 Z-1Cl/C13 Z-2) Hd(Z)
Vsj(Z)(CACI4 + CACB) + (C12C13 CAC14 2CACB) Z 1 + CACB Z-2I
(3.59)39
V2(z) (C12C13 Z 1C12C13 Z-2) Hd(Z)
(3.60)
(3.61)
(3.62)
Vs2(Z)
V2(z)
(CAC14CACB)(C12C13 CAC14 2CACB) Z-1
(CAC13 2CAC13 Z-1 + CAC13 Z-2) Fld(Z)
CACB Z-2
Vs3(Z)
V2(z)
(CAC14CACB)(C12C13 CAC14 2CACB) Z-1
(CAC14 2CAC14 CAC13 Z-2) Fid(Z)
CACB Z-2
Vs4(Z)(CAC14CACB)(C12C13 CAC14 2CACB) CACB Z-2
for the S-C stage shown in Fig. 3.8. The transfer function for the deglitcher
stage is
V3(Z)
VsB(Z)0.
To find the voltage gain of the overall filter due to each individual
switches' thermal noise source, we must multiply the transfer functions of
the S-C stage (V2/Vst, where i = 1,2,3,4) with Hd (deglitcher stage, Eq. 2.17)
and Hrc (active-RC stage, Eq. 2.21), and the transfer function of the
deglitcher stage (V3/Vs5) multiplied by Hrc (active-RC stage, Eq. 2.21). Since
kT the variance of the switches thermal noise is c'the thermal noise PSD
(one-sided) is(9/fnoise.Applying Eq. (3.48) carefully and including the
internal sampling and holding effect, the equation becomes
(3.63)
VoTs2
kT
/ ffc/2
=
noiseCmin 2
X X A t,(jf)df.
0 [o,fazi noise
Hence, the noise bandwidth fnoise can be canceled, and
(3.64)VoTs2
Xto
results. Also
VoTs2
1k T (c12
x xIA (if)1 df [0,fc/2] cf min 0 v
=
1k T
X
fc-min
A,(JI)+Avs 2(jf)+Avs3(jf)12+ Avs4(jf)
2 I+ A5(if)
1 0.415x10-2°
02x102) 5.6448x106x
11112x k
= 7.49894x10-14
= 6.58803x10-15,
[0,20kHz]
2)d f
(3.65)
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where Avs (n = 1,2,3,4,5) is the voltage gain of the switches' equivalent
kT
noise source. Here, the minimal capacitance value of 1 pF is used. Using
the GCK simulation tool and a Gaussian noise generator withzero mean
and kT/ C variance again shows that the calculation successfully predicts
the simulation. The simulation gives
VoTs2
v oTs2
= 1.46181x10-13,
[0,fc/2]
= 1.3739x10-14.
[o,2okHz]
Also there is a factor of 2 between the simulation results and the calculated
ones.It's because the simulation program uses the two-sided PSD
function, and hence creates the additional factor of 2.Before summing the
thermal noise and the flicker noise, the modulation noise (that is the
output noise of dual-truncation A D/A converter filtered by smoothing
filter) should be calculated first. This givesand
vm2
vm2
[0,fc/2]
= 1.1855x10-12 V2,
[0,201(1-1.z]
= 7.45225x10-14 V2.
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From all the information provided above, the overall smoothing filter
noise performance can thus be predicted. Summing theop-amp thermal
noise, 1/f noise, kT/ C noise and the modulator noise powers gives
in-band SNR a- 112.41 dB,
and the [04/2] noise power is about 105.19 dB below the signalpower.
In general, an audio system with 18-bits resolution requires that the in-
band SNR be at least 108 dB and the [0, f,/2] noisepower be 90 dB below the
signal power. From the results we have, the specifications have been
satisfied.42
CHAPTER 4
CONCLUSIONS AND FUTURE WORK
An analog post-filter was designed for a dual-quantization delta-
sigma D/A converter. A second-order low-pass notch filterremoves noise
in the frequency range slightly above the band of interest.Next, a
switched-capacitor-to-continuous-time buffer is used to providea
continuous-time waveform.Finally, a second-order continuous-time RC
filter is used to remove the remaining images at integer multiples of the
switched-capacitor sampling frequency.For this post-filter, a 112.37 dB
passband SNR was achieved. The total noise power is 105.11 dB below the
signal power. This meets the usual specifications foran 18-bit converter
with a large margin.
The effects of imperfections in the switched-capacitor circuits of the
post-filter were also analyzed. Under some restrictions, these effectscan be
made negligible. They also lead us to some of the design parameters. The
following Table summarizes these conditions
Switch "on"-resistance 4.4 Id)
Op-amp dc gain 60 dB
Op-amp unity-gain bandwidth 5f,
Op-amp slew rate 0.5 V/ps
Noise power spectral density 1 (nV/4Hz)2
Minimal capacitance > 1 pF.43
It is not too difficult to achieve these conditions by usingan up-to-
date CMOS technology. Hence, the performance of the analog post-filter
can be predicted. An integrated version of the dual-quantization delta-
sigma D/A converter including the analog post-filter implementedon a
silicon chip should be realized in the near future.A X
z-1
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Fig. 1.1 A first-order delta-sigma quantizer.
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